本書詳細(xì)講述了Altera FPGA的IP核,使讀者更加深入地理解FPGA的開發(fā)和應(yīng)用
劉東華,男,內(nèi)蒙古人,博士,副教授,2002年畢業(yè)于國防科技大學(xué),獲信息與通信工程專業(yè)博士學(xué)位,2004年入中國科學(xué)院計算技術(shù)研究所計算機(jī)科學(xué)與技術(shù)博士后流動站,2006年出站。曾參與完成科研項目十余項,發(fā)表相關(guān)學(xué)術(shù)論文二十余篇,主講本科生課程《信息論與編碼》、研究生課程《糾錯編碼》和博士生選修課《高級編碼技術(shù)研討》,主要研究方向為信息論與信道編碼。
防瞌睡提醒器 用以防止人們在正常生活、學(xué)習(xí)現(xiàn)打瞌睡現(xiàn)象的電子裝置。這個產(chǎn)品最早是設(shè)計給學(xué)生使用的,矯正讀寫姿勢。只要學(xué)生頭離書本過近,也就是報警器的傾斜角度超過15度就會報警。因為這個也可用在打瞌睡點...
九洲城落成于1984年,占地15400平方米,位于珠海旅游商貿(mào)及金融中心,地處石景山旅游中心與珠海賓館之間,與國貿(mào)海天城、珠海百貨、免稅商場渾然一體。特區(qū)建立十周年時,江澤席曾在城樓檢閱隊伍,是珠海的...
核心筒結(jié)構(gòu),屬于高層建筑結(jié)構(gòu)。簡單的來講就是,外圍是由梁柱構(gòu)成的框架受力體系,而中間是筒體(比如電梯井),因為筒體在中間,所以稱為核心筒,又名“框架—核心筒結(jié)構(gòu)”。
格式:pdf
大?。?span id="5kigwkt" class="single-tag-height">8.9MB
頁數(shù): 28頁
評分: 4.7
第五章 挖掘機(jī) 挖掘機(jī)是用來開挖和裝載土石方、 礦石和其它材料的機(jī)械, 廣泛 用于建筑、道路、水電和礦山采掘。按傳動形式,挖掘機(jī)有電力傳動 的電鏟,機(jī)械傳動的柴油鏟和液壓傳動的液壓鏟。 現(xiàn)在使用的絕大部 分為液壓鏟。 挖掘機(jī)是一種多功能作業(yè)機(jī)械, 其工作裝置有正鏟、 反鏟、抓鏟、 拉鏟、打樁機(jī)、破碎錘、潛孔鉆、旋挖機(jī)、剪切機(jī)等。沃爾沃 EX290、 EX210、現(xiàn)代 R300、R210、利勃海爾 R944等均為用于建筑施工的單 斗反鏟液壓挖掘機(jī)。用于礦山采掘作業(yè)的一般為重達(dá) 92噸的利勃海 爾 R974型 5.6m3正鏟液壓挖掘機(jī)。 CATERPILLAR 5230B 當(dāng)前卡特彼勒最大的 挖掘機(jī) ,發(fā)動機(jī) 是 CAT 的 3516BEUI 柴油機(jī) 。 主要技術(shù)參數(shù): 整機(jī)質(zhì)量: 327t 最大功率: 1156kW(1573 馬力 ) 鏟斗容量: 27.5m3 KOMATSU PC8
第1 章 FPGA 架構(gòu)總體設(shè)計 ········································································· 1
1.1 FPGA 芯片研制流程·········································································· 1
1.2 FPGA 架構(gòu)設(shè)計流程·········································································· 7
1.3 FPGA 規(guī)模和資源劃分 ····································································· 17
1.4 FPGA 中功能模塊劃分 ····································································· 20
本章參考文獻(xiàn) ······················································································ 26
第2 章 FPGA 中時鐘網(wǎng)絡(luò) ·········································································· 30
2.1 簡介 ···························································································· 30
2.2 FPGA CDN 建模 ············································································· 33
2.3 時鐘網(wǎng)絡(luò)設(shè)計方法 ·········································································· 43
2.4 時鐘網(wǎng)絡(luò)的靈活性 ·········································································· 48
2.5 路由級聯(lián) ······················································································ 51
2.6 仿真實驗 ······················································································ 55
2.7 時鐘網(wǎng)絡(luò)熱學(xué)建模 ·········································································· 61
2.8 仿真實驗 ······················································································ 62
本章參考文獻(xiàn) ······················································································ 66
第3 章 FPGA 中電源/地線網(wǎng)絡(luò)和漏電流 ······················································· 68
3.1 電源/地線網(wǎng)絡(luò) ··············································································· 68
3.2 IR-DROP 分析與優(yōu)化 ········································································ 71
3.3 漏電流組成 ··················································································· 73
3.4 降低漏電流的方法 ·········································································· 74
3.5 基于VIA 分布的IR-DROP 分析 ··························································· 77
3.6 仿真實驗 ······················································································ 81
3.7 不均勻測試點的IR-DROP 求解 ··························································· 87
3.8 FPGA 電源網(wǎng)絡(luò)IR-DROP 分析 ···························································· 89
本章參考文獻(xiàn) ······················································································ 94
第4 章 FPGA 中可編程邏輯單元 ································································· 98
4.1 基于多路選擇器的邏輯單元 ······························································ 98
4.2 基于四輸入LUT 的可編程邏輯單元的設(shè)計 ·········································· 102
4.3 LUT 的模型與實現(xiàn) ········································································ 103
4.4 LUT 的輸入數(shù)目K 的確定 ······························································· 106
4.5 進(jìn)位邏輯 ····················································································· 109
4.6 基于查找表結(jié)構(gòu)的FPGA 的不足 ······················································· 115
4.7 AIC 結(jié)構(gòu)邏輯簇 ············································································ 117
4.8 基于AIC 結(jié)構(gòu)FPGA 的邏輯簇 ························································· 120
4.9 面向AIC 的映射工具及結(jié)構(gòu)評估平臺 ················································ 124
4.10 結(jié)構(gòu)特征匹配的AIC 簇互連優(yōu)化 ···················································· 125
4.11 仿真分析和比較 ·········································································· 131
本章參考文獻(xiàn) ····················································································· 133
第5 章 FPGA 中可編程I/O 模塊 ································································· 136
5.1 可編程I/O 系統(tǒng)結(jié)構(gòu) ······································································ 136
5.2 IOE 中的可編程輸入緩沖器設(shè)計 ······················································· 138
5.3 IOE 中的可編程輸出緩沖器設(shè)計 ······················································· 144
5.4 可編程I/O 的后端版圖設(shè)計······························································ 156
5.5 高可靠I/O 模塊的后端版圖與測試 ····················································· 166
5.6 可編程I/O 的供電策略 ··································································· 172
5.7 全芯片IO 的ESD 技術(shù) ··································································· 173
本章參考文獻(xiàn) ····················································································· 179
第6 章 FPGA 中DDR 存儲器接口 ······························································ 182
6.1 DDR SDRAM 芯片的工作原理 ·························································· 182
6.2 FPGA 芯片中DDR 存儲器接口系統(tǒng)設(shè)計 ············································· 184
6.3 DDR 存儲器接口控制器的設(shè)計和驗證 ················································ 191
6.4 延時鎖相技術(shù) ··············································································· 194
6.5 延時鎖定環(huán)電路的分析與對比 ·························································· 196
6.6 數(shù)字延時鎖定環(huán)電路的性能分析與優(yōu)化 ·············································· 201
6.7 延時鎖定環(huán)線性模型與穩(wěn)定性分析 ···················································· 205
本章參考文獻(xiàn) ····················································································· 209
第7 章 FPGA 中數(shù)字延時鎖定環(huán) ································································ 213
7.1 實現(xiàn)相移的全數(shù)字延遲鎖定環(huán) ·························································· 213
7.2 數(shù)字控制延時鏈 ············································································ 215
7.3 時間數(shù)字轉(zhuǎn)換器 ············································································ 220
7.4 雙向移位計數(shù)器 ············································································ 221
7.5 鑒相器與鎖定邏輯 ········································································· 222
7.6 延遲鎖定環(huán)的版圖設(shè)計 ··································································· 224
7.7 延遲鎖定環(huán)環(huán)路的仿真 ··································································· 224
7.8 芯片的物理實現(xiàn)與測試平臺 ····························································· 225
7.9 DDR 接口的數(shù)據(jù)通路的測試驗證 ······················································ 227
7.10 數(shù)字延時鎖定環(huán)的測試 ································································· 229
7.11 數(shù)字占空比矯正電路的測試 ···························································· 232
本章參考文獻(xiàn) ····················································································· 234
第8 章 FPGA 中連線連接盒 ······································································ 236
8.1 引言 ··························································································· 236
8.2 問題分析 ····················································································· 237
8.3 利用模擬退火算法優(yōu)化CB 拓?fù)浣Y(jié)構(gòu) ·················································· 241
8.4 實驗及結(jié)果分析 ············································································ 246
8.5 連線開關(guān)盒的電路結(jié)構(gòu)設(shè)計方法 ······················································· 251
本章參考文獻(xiàn) ····················································································· 259
第9 章 FPGA 中互連線段長度分布 ····························································· 261
9.1 所提優(yōu)化方法的基本思路 ································································ 261
9.2 以面積延時積最小為目標(biāo)的優(yōu)化 ······················································· 265
9.3 針對所提優(yōu)化方法的討論 ································································ 268
9.4 設(shè)計實驗 ····················································································· 269
9.5 FPGA 芯片的設(shè)計實現(xiàn) ···································································· 270
9.6 芯片的測試準(zhǔn)備 ············································································ 272
本章參考文獻(xiàn) ····················································································· 275
第10 章 FPGA 中的配置模塊 ···································································· 277
10.1 配置系統(tǒng)的基本組成及特點 ···························································· 277
10.2 配置系統(tǒng)的功能需求 ···································································· 279
10.3 配置系統(tǒng)的硬件結(jié)構(gòu)分析 ······························································ 281
10.4 配置碼流協(xié)議的結(jié)構(gòu)及其對配置系統(tǒng)的影響 ······································· 286
10.5 配置系統(tǒng)總體框架 ······································································· 292
10.6 配置碼流協(xié)議的設(shè)計 ···································································· 297
10.7 配置系統(tǒng)的電路設(shè)計與實現(xiàn) ···························································· 300
10.8 配置系統(tǒng)采用的驗證工具與方法 ······················································ 305
10.9 配置系統(tǒng)的驗證方案與功能點的抽取 ················································ 310
10.10 配置系統(tǒng)功能驗證平臺的設(shè)計 ······················································· 312
10.11 配置系統(tǒng)驗證結(jié)果 ······································································ 319
本章參考文獻(xiàn) ····················································································· 324
本書以Altera公司的FPGA器件為開發(fā)平臺,采用MATLAB及Verilog HDL語言開發(fā)工具,詳細(xì)闡述了數(shù)字濾波器的實現(xiàn)原理、結(jié)構(gòu)、方法及仿真測試過程,并通過大量工程實例分析其在FPGA實現(xiàn)過程中的具體技術(shù)細(xì)節(jié)。其主要內(nèi)容包括FIR濾波器、IIR濾波器、多速率濾波器、自適應(yīng)濾波器、變換域濾波器、解調(diào)系統(tǒng)的濾波器設(shè)計等。本書思路清晰、語言流暢、分析透徹,在簡明闡述設(shè)計原理的基礎(chǔ)上,追求對工程實踐的指導(dǎo)性,力求使讀者在較短的時間內(nèi)掌握數(shù)字濾波器的FPGA設(shè)計知識和技能。
杜勇,四川省廣安市人,高級工程師。1999年于湖南大學(xué)獲電子工程專業(yè)學(xué)士學(xué)位,2005年于國防科技大學(xué)獲信息與通信工程專業(yè)碩士學(xué)位。主要從事數(shù)字信號處理、無線通信以及FPGA應(yīng)用技術(shù)研究。發(fā)表學(xué)術(shù)論文十余篇,出版《數(shù)字濾波器的MATLAB與FPGA實現(xiàn)(第2版)》、《數(shù)字通信同步技術(shù)的MATLAB與FPGA實現(xiàn)》、《數(shù)字調(diào)制解調(diào)技術(shù)的MATLAB與FPGA實現(xiàn)》等多部著作。